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Abstract
	
-ar,
0 As NASA has evolved it's usage of spaceflight
computing, memory applications have followed
as well. In this talk, we will discuss the history of
NASA's memories from magnetic core and tape
recorders to current semiconductor approaches.
We will briefly describe current functional
memory usage in NASA space systems followed
by a description of potential radiation-induced
failure modes along with considerations for
reliable system design.
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Introduction - The Space Memory Story
- A look at how we got here
General Applications of Memories in Space
Systems
Requirements and Desirements
Example: SDRAMs
- Radiation Failure Modes - Single Events
- Design Approaches
Reliability Considerations
Summary0
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There once was a fledgling memory used for space
It started out as core memory (60's-70's)
— Grew into magnetic tape (70's-80's)
— And has settled into "silicon" solid state recorders or
SSRs (90's and beyond)
• While this is true for mass data storage, silicon has been
used since the 70's for some memory applications such as
computer programs and data buffers
• Both volatile and non-volatile memories (NVMs) are used
Apollo Guidance Computer
- 4 kB of Magnetic core r/w memory 	 P87-2 circa 1990
- 1st known spaceflight SSR
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LOGIC SYMBOL
1.1-2 i1 is
Vcc - Pin 22
GRID Pin 8
Sample Single Event Upset (SEU) 	 .
hiccups along the way
• An original space SEU detector, the 931_422 — bit errors
in space
•
— TDRS-1 anomalies, for example
• "Solved" by use of error detection and correction (EDA
codes
• Used as "gold standard" on multiple flight experiments(CRRES and MPTB)
Single event functional interrupts — SEFls
— Device has a functional anomaly
Stuck bits
Multi-bit/multi-cell upsets
Block errors
Small probability events
— Proton ground test of 3 samples
— Flight SSR had > 1000
— Anomaly in-flight traced to low-probability event
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Categories of MemoryUsa e for SJ
• Computer program storage
— Boot, application, safehold
— Often a mix of volatile and non-volatile memories
• Store in NVM, download on boot to RAM, run out of RAM
— Size, Weight, and Power (SWaP) — RAM is faster than NVM
• Temporary data buffers
— Accommodates burst operations
• Data Storage such as SSR
— E.g. mass storage area for science or spacecraft telemetry
— Usually write once an orbit, read once an orbit
— Trend to want to use NVM for SSR
• Configuration storage for volatile Field
Programmable Gate Arrays (FPGAs)
— Becoming a bigger problem as FPGAs increase their
needs
Memory for Space — Presented by Kenneth A. LaBel, Fault Tolerant Computing, Albuquerque, NM May 25, 2010 	 6
The Volatile Memory for Space
Rad Hard Offerings are limited to SRAM
— 16 Mb maximum single die
— These tend to be medium speed and relatively high
power when compared to commercial equivalents
• For comparison, first SSR in 1990 used 256 Mb commercial
die
— Still used extensively in rad hard computer offerings,
but many designs have transitioned to DRAM options
Mid-1990's = transition in SSRs from commercial
SRAM to DRAM
— SDRAM are in-flight and many current designs have
begun to use dual data rate (DDR) and DDR2
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The SDRAM Quandary
0
Many space designs are baselining/using DDR and DDR2
interfaces for hardware builds
Problem: DDR3 expected to dominate commercial product
starting in 2010!
Do we support current system designs or product
development timelines?
- Will DDR2 be obsolete by system readiness dates?
DRAM Shipment By Technology
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DDR Performance Metrics
DDR DDR2
Data Rate 200-400Mbps 400-800Mbps
Interface SSTL_2 SSTL_18
Bidirectional Bidirectional
Source Sync DQS DQS
(Single ended default) (Single/Dill Option)
Burst Length BL= 2, 4, 8 BL= 4, 8(2bit prefetch) (4bit prefetch)
CL/tRCD/tRP 15ns each 15ns each
Reset No No
ODT No Yes
Driver Calibration No Off-Chip
Leveling No No
1.5V 1.25V
DDR3
800-1600Mbps
SSTL_15
Bidirectional
DQS
(Differential default)
BL= 4, 8
(8bit prefetch)
12ns each
Yes
Yes
On-Chip with ZQ pin
Yes
1.OV
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The Non-Volatile Memory for Space A L
_Irr
Rad Hard offerings are limited to small SONGS or CRAM devices
— Used in many RH processor systems that do not have large program memory
space requirement — 4-16 Mb per die maximum
Evolution of commercial NVM in space
PROMS
• Older commercial PROMS were reasonably good, but one-time programmable (OTP)
- EPROMs
• Used in a few systems in the 90's, but had TID issues
- EEPROMs
• In use from the 90's to today, despite both TID and SEE (write mode) concerns
— SEEQ 256 Mb (now obsolete)
— Hitachi 1 Mb (now sold through re-packaging/screening houses)
- Flash
• The latest "in vogue" commercial NVM due to density (32Gb die coming soon)
- Much improved TID than older EEPROMs
- SEFI and SEL still issues
• Some space system primes are planning on using these in SSR applications
"/n summary,  the Signetics PROMs are recommended (given previous total dose studies)
for usage as are the SEEQ EEPROMs during read operations. It is not recommended,
pending further in vestigation, to use the SEEQ EEPROMs for in-flight programming. -
- LaBel, Nov 1990 Test Report
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Numonyx PCM —
Tech transfer opportunity?
Alternate Material NVMs
Alternate material NVMs — evaluated as devices become available
— Expect cell integrity to perform fairly well under irradiation on most
NVMs
— LaBel's Truism:
• There are ALWAYS more challenges in "qualifying" a new technology
device than expected
Phase change memories (PCM)
Density, speed, and power look promising
• Temperature is the challenge
Ex., Samsung, Numonyx — initial data taken
CNT
M RAM
— Spin Torque appears to improve SWaP metrics
— Ex., Avalanche Technologies
Resistive Memories
Ex., Unity Semiconductor, HP Labs
• Unity's talking about a 64Gb device by next summer!
• NVSRAMs
- Ex. Cypress
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The Changing World of Radiation Testing of Memories - 
-IrrComparing SEE Testing of Commercial Memories — 1996 to 2006
•	 Device under test (DUTs): Sample Issues for SEE
Commercial Memory Testing
—	 For use in solid state -	 Size of memory
recorder /SSR applicationspp
Drives complexity on tester side for
amount of storage, real time processing,
•	
1996 and length of test runs
—	 Speed
SRAM memory Difficult to test at high-speeds reliably
•	 1 um feature size Need low-noise and high-speed testfixture
•	 4 Mbits per device Classic bit flips (memory cell) extendedto include transient propagation (used to
•	 <50 MHz bus speed be too slow a device to respond)
•	 Ceramic packaged DIP Orp	g
Thermal and mechanical issues (testing
in air/vacuum)
LCC Or QFP
•	 2006 Modern devices present problems forreliable test board fixture, die access
DUT: DDR2 SDRAM (heavy ion tests) requiring expensivefacility usage or device
•	 90 nm feature size repackaging/thinning
•	 1 Gbit per device Difficultyase 
	 in high-temp testing (worst-
)
•	 >500 MHz bus speed Hidden registers and modes
•	 Plastic FcBGA Or TSOP Functional interrupts driving
"anomalous data"
•	 Hidden registers and modes -	 Not just errors to memory cells!
•	 Built-in microcontroller -	 Microcontroller
•	 Not just a memory
Commercial memory testing is a lot more complex than in the old days!
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Can we test anything completely?
Sample Single Event Effect Test Matrix
CW, cm uafa Ilpuf Fee9ls1[: full generic testing^	 L M
cn v 10 paiain
Bank sr,+sn Amount
	
Item
UMQV i6Mx1¢ 3 Number of SamplesdMY,6hL116	 ^ 41ry,
^ 16^^ 68 Modes of Operation
6K. CK — n^a
ADD
32MiB116hb16
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i
W ^	 1"^!
hIVK1M
' 66096	 Hours
Commercial 1 Gb SDRAM
68 operating modes
operates to >500 MHz
Vdd 1.8V external, 1.25V internal
2754	 Days
7.54	 Years
and this didn't include temperature variations!!!
Test planning requires much more thought in the modern age
as does understanding of data collected (be wary of databases).
Only so much can be done in a 12 hour beam run — application-oriented
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The "Perfect" Space  M 	 -ar,
• SWaP rules!
No power, Infinite density, Fast (sub 2 ns R/W access)
• Oh, and Rad Hard (RH)
• Okay, so this isn't happening!
Speed:
• Needs to be fast enough for burst data capture and not a
bottleneck for processor interfaces
- Power:
• This is a trade space that includes thermal (stacking, for example)
• NVM is good since no power consumed when not being accessed
- Density:
• Gb regime per die - anything beyond 100 Mb is acceptable!
• Biggest RH devices currently -16 Mb regime
— Note: 1 st SSR used 256 Mb commercial SRAMs 20 years ago!!!
• And a personal diatribe: how many operating modes do we
really need?
Byte/nibble and page modes
• Erase for NVM
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Radiation Requirements(and trends) 'ar,
• How radiation hard to we really need?
— TID
• >90% of NASA applications are < 100 krads-Si in piecepart
requirements
- Many commercial devices (NVM and SDRAMs) meet or come close to
this.
- Charge pump TID tolerance has improved - an order magnitude or
more over the last 10 years
• There are always a few programs with higher level needs and, of
course, defense needs
SEL
• Prefer none or rates that are considered low risk
- Latent damage ("non-destructive" event) is a bear to deal with
• As we're packing cells tighter and even with lower Vdd, we're
seeing SEL on commercial devices regularly (<90nm)
- Often in power conversion, 1/0, or control areas
- SEU
• It's not the bit errors, it's the SEFIs and uncorrectable errors that
are the biggest issues
- Scrubbing concerns for risk, power, speed...
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Reliability Considerations
Besides the usual CMOS concerns, memories have a
few other considerations
— Data retention
• Long-term holding of values and/or requirement to refresh
values
— Endurance
• Ability to read and write values N times (10 5 cycles is typical
commercial NVM spec, for example)
— Bit disturb (usually with Flash)
• I.e., read/write/erase of bit A disturbs values on adjacent bit-line
— Note: Many memories have "bad bits" to begin with that are
mapped
• Now add in unique space requirements
— >10 year mission life
— Colder and hotter temperatures (-55 to +125C)
— Radiation
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Welcome to the Devil's Radiation Playground .
SDRAM and SEE
• Errors range from
- Soft ( SEUs)
- Single bit
- Multi-bit (MBU). Multi-cell (MCU)
- Destructive (SEL)
- Disruptive (SEFI)
• May require power cycle to restore
functionality (SEFI-PC)
- SEUs are a mere nuisance bySEU	 comparison
• SEE rates depend on pattern,
MBU	 operating frequency,
operating mode...
Beam Daddy estimates 7.5+ years for
exhaustive test!
• Typical allotted time: 12-24 hours
Reality: All SDRAM tests are
application specific
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SDRAM Applications
Processor
Scratchpad
Flight Data Recorder
Memory
Memory
Payload Data
Recorer
Memory	 Memory
Memory	 H Memory
Memory
	 Control
FPGA	 Memory
	 Control
Memory
	
	
Memory	 H Memory
Memory
Memory	 y Memory
Size <10 Gbit >100 Gbit >500 Gbit
Mitigation Limited Good Good
Reliability High High High
Availability High High High
Integrity High Moderate to High Moderate
Retention Short Long Long
Remember, it's only uncorrectable errors that are the problem
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Mitigation Can Occur at Many Levels , , L 
Examples
	
OF
• Single device
- Interleaved bits
• Physical separation of bits so that a single energetic
particle doesn't upset multiple bits in the same word)
- Error correcting codes (ECC)
- Row or column redundancy
• Multiple device
- Triple modular redundancy (TMR) - voting
- External Error Detection And Correction (EDAC)
• Hardware, FPGA, or Software
• Block
- Page mapping (map around "fails")
- Ping pong buffers
- Spare(s)
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Not So Great
Destructive Failure
Consequences:
Permanent loss of
one memory die
Mitigation:
1)Find Immune Part
2)Redundancy
SER
Consequences:
Loss of functionality
of one memory die
Mitigation:
1)Find Immune Part
2)Soft Reset
Mitigation: What We Can and Can't Do .
Consequences:
Loss of up to all data on a single memory die
Mitigation:
1) Triplicate voting + Error Scrubbing
Overhead: 200
2)EDAC + bit interleaving + Error Scrubbing
Hamming Code—Ex., 51 bit; 20%
overhead
Reed-Solomon—Ex., <_ 2 nibbles; 50%
overhead
Bonus
Data loss also corrected for SEU, MBU,
and even stuck bits
Pretty Darned Good
Data Corruption
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Considerations
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• Technology changes in memories engender
challenges
Impact of new materials and manufacturing methods on
radiation response and modeling
Increasing difficulty in die accessibility
Increasing operating speeds and operating modes
— More hidden "features" and limited testability
Multi-level storage cells (Flash, for example)
Unique reliability concerns
• We need to invest to keep ahead of the curve
— D D R3 tests now?
PCM
ST MRAM
Reliability on RRAM, etc...
• It's the challenges the keeps us employed!
We are always open to working with others
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